RISC-V Summit Europe 2026: Industry and academia unite in Bologna to advance open hardware EE Times 17:18 Mon, 08 Jun EE Times 17:18 Mon, 08 Jun Processors
2 to 4 cents Fortior FU75xx dual-core motor control MCU family combines 32-bit RISC-V core with 2nd-gen Motor Engine (ME2) core CNX Software 6d CNX Software 6d Processors IT
Openchip taps Baya Systems data-movement platform for RISC-V systems SiliconANGLE 7d SiliconANGLE 7d Processors
OpenCV 5 release – New Dnn engine with enhanced Onnx and Llm/Vlm support, Intel, Arm, and RISC-V hardware optimizations CNX Software 8d CNX Software 8d Intel Processors Top Tech Brands
Michael Chapman, CEO of Cortus, on RISC-V, AI, and Europe’s semiconductor future eeNews Analog 7d eeNews Analog 7d AI Processors IT
Zhihe A210 octa-core RISC-V SoC with 12 TOPS NPU powers SoM-based development board CNX Software 12:48 Wed, 17 Jun
2 to 4 cents Fortior FU75xx dual-core motor control MCU family combines 32-bit RISC-V core with 2nd-gen Motor Engine (ME2) core CNX Software 09:09 Fri, 12 Jun
Michael Chapman, CEO of Cortus, on RISC-V, AI, and Europe’s semiconductor future eeNews Analog 20:19 Wed, 10 Jun
NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC Business Wire (Press Release) 10:01 Wed, 10 Jun
OpenCV 5 release – New DNN engine with enhanced ONNX and LLM/VLM support, Intel, Arm, and RISC-V hardware optimizations CNX Software 05:16 Wed, 10 Jun
RISC-V Summit Europe 2026: Industry and Academia Unite in Bologna to Advance Open Hardware EE Times 17:18 Mon, 08 Jun